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SECTION I - INTRODUCTION
 
1.1 SCOPE OF REPORT
 
This report describes the work performed during the period I April 1970
 
through 30 June 1970 on the program Improvement of Screening Methods for Silicon
 
Planar Semiconductor Devices. This program is being conducted for the National
 
Aeronautics and Space Administration's Marshall Space Flight Center at Huntsville,
 
Alabama, under Contract NASl2-2197.
 
1.2 PROGRAM OBJECTIVES
 
The purpose of the program is the development of a more sensitive method 
of selecting silicon planar semiconductor devices for long life applications. 
The methods developed are to be generally applicable to all types of semi­
conductor components. The program effort, however, is primarily concerned 
with the screening of highly time dependent failure mechanisms which are 
difficult to accelerate to a degree that renders them detectable in a reasonable 
period of time. The objective of the work is to improve the effectiveness of 
acceleration methods and/or the sensitivity of det i tech Iqos for failure 
mec iansms that have been shown capable of escaping the best currer acticaL
 
screens, and ulilmately capable of contributing, in a significant way, to system
 
Mr-r7fle. 
1.3 PROGRAM APPROACH
 
Our approach to attaining the objectives of the program is: &AA
 
a. The development and evaluation of feaslke preseal visual and 4W 
presea] electrical test procedures supplementing normal in-process K 
screens, which will effectively screen failure mechanisms associatedprimarily with the semiconductor die and with bonding procedures.
 
b. The development and evaluation of feasible o t sea] electrical
 
mechanical, and thermal test methods wh will effectively screen
 
faiMe mechanisms associated with packaging, thermal stress and
 
packaged'device ambient.
 
c. The correlation of short term test data from sensitive test 
patterns -wih lng-term-di fficult-to-accelerate fa ilure mechan ismc -" 
of functional devices. The purpose of this rIsnisto estab a set of
 
practical short term acceptance criteria, based on measurements of
 
test structures fabricated on the same wafer as the functional devices,
 
and thus to insure the long term reliability f funjtional devices.
 
The utilization of sensitive test patterns permits the acceleration of
 
potential failure mechanisms which woudbe difficult or impossible to accomplish
 
on complex functional devices within a reasonable period of time. This is
 
because the metallization interconnections prevent the application of sufficiently
 
large stresses to the regions where it is desired to accelerate the degradation
 
that can occur during long term applications of in-use stresses. Secondly
 
utilization of a standard test pattern will monitor the basic failure mechanisms
 
of any process and identify potential failure mechanisms regardless of device
 
complexity. However, since test patterns can occupy only a finite area on any wafer,
 
they
 
will determine potential failure mechanisms that are common to an entire
 
wafer or lot, but will not detect localized defects that occur in an area
 
that does not contain the test pattern. Therefore, to insure long term
 
reliability, the test pattern screens developed as a result of this program)
 
will be used to supplement the 100% pre- and post-seal visual, electricalj
 
and thermal screens also developed as a result of this contract.
 
1.4 SUMMARY OF WORK PERFORMED
 
During the course of this contract both MOS and Bilaver-Bipolar wafers
 
have been fabricated which contain sensit-ivetest patterns liberally Inwtfe­
dispersed throughout the wafers. The ratio of test patterns to functional
 
devices on these wafers are one test pattern per 5 functional devices. The
 
MOS test patterns are vehicles whose utiiiT y in the determi tion of basic
 
failure mechanisms had been previously demonstrated and reported by Philco-

Ford during the performance of work on the program, "Study of Failure Modes
 
of Multilevel Large Scale Integrated Circuits' for the National Aeronautics
 
and Space Administration's Electronic Research Center, under Contract
 
NASI2-5L44. The bilayer-bipolar test patterns have been designed and fabricated
 
since the initiation of work on this program. The design of these patterns
 
was based on published data, and conferences between personnel from our
 
Research and Engineering, Production Engineering, and Reliability Groups.
 
These patterns, which are described in detail inSection II of this report,
 
provide test structures for the evaluation of a wide variety of bilayer-metalized­
bipolar failure mechanisms.
 
During this quarterly reporting period, the work performed consisted of:
 
a. The completion of the P I MOS wafer screening measurements
 
and the initiation of the statistical analysis of the resulting data.
 
b. The completion of the electrical die sort on the Phase I MOS
 
functional devices and the scribing and the assembly of a sufficient
 
quantity o c oth functional and test pattern structures, from
 
each wafer to obtain the quantities of encapsulated test elements
 
required for Phase I testing.
 
c. The completion of the preseal visual inspection on the Phase I
 
0 test ehicles. At the request of NASA/ERC, the location and type
 
of every abnormality observed was manually recorded on a separate
 
sheet for each device. Examples of this data are given in the main
 
body of the report.
 
d. The completion of the Bilayer-Bipolar masks sets and the initiation
 
of the faFfl-ca-i- n of wafers.
 
e. The initiation of the generation of masks sets for thePhase III
 
test hce. These mask sets will contain both functional devices
 
and test patterns.
 
A detailed description of the items outlined above is contained inSection II
 
of this report.
 
As in the previous quarterly reports, we include, as an Appendix, a list of
 
the pertinent bibliography that has come to our attention since the preceding
 
report.
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SECTION II - FACTUAL DATA
 
2.0 GENERAL
 
This section of this report deals with the detailed factual data obtained
 
during the performance of work on this contract during the period 1 April 1970
 
through 30 June 1970.
 
2.1 PHASE I.MOS WAFER SCREENS
 
All of the MOS screening measurements have been completed. These
 
measurements, summarized inTable I,were performed on a total of 22 of the
 
30 wafers fabricated for this program. The quantity of wafers, from each of
 
the three 10-wafer lots, inwhich the wafer screening measurements were
 
performed, are summarized below:
 
Original Wafers
 
Lot No. Lot Size Screened Comments
 
12-9-47 10 9 1Wafer given to NASA/ERC and JPL for
 
SEM Evaluation.
 
10
10
13-9-47 

14-9-47 10 3 The metallization pattern on 7 wafers
 
- was not row and column al igne' 
resulting inunusable test patterns, 
although most of the functional 
devices were satisfactorily aligned. 
Frequency distributions for the Phase I MOS wafer screening measurements
 
have been generated. It is evident from the computer generated distributions
 
that the data taken for some parameters are quite similar and stable regardless
 
of the lot or wafer on which the measurements were taken, or in the case of
 
3001C drift measurements, the treatment to which the wafer was exposed. Other
 
parameters show a considerable spread or change during 3000C drift measurements.
 
It isthe parameters that show spread or change that are most likely to be
 
usable as wafer screening parameters. The parameters which exhibited' these
 
effects are summarized in the comments column of Table I. The effectiveness
 
of using these parameters as screens will be evaluated through correlation
 
of the wafer screening data with the data obtained during the subsequent testing
 
of the encapsulated functional devices. The subsequent testing includes
 
normal 100% in-process screening, accelerated screening, and normal operational
 
and environmental testing. The ability to make this type of correlation
 
depends upon retention of the identity of the wafer from which each of the
 
individual devices were obtained, and this will be done.
 
2.2 SCRIBING AND ASSEMBLY OF MOS VEHICLES
 
The MOS test vehicles, both the test patterns and the functional devices,
 
have been assembled in sufficient quantities to obtain the number of devices
 
required for Phase I of the MOS program.
 
Prior to scribing the wafers, the 5R100 devices were subjected to a 100%
 
electrical die sort, which consisted of:
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a. A high voltage pulse applied to all inputs and clocks followed
 
by
 
b. A D.C. leakage current measurement at all input terminals,
 
all clock input terminals and at the VDD terminal, and
 
c. A D.C. supply current measurement at both output terminals,
 
and
 
d. A D.C. RON measurement at both output terminals, and
 
e. A 10KHz functional test.
 
The functional devices which did not meet the requirements of this test
 
were marked and were not assembled.
 
To insure that both test patterns and functional devices from each of the
 
22 wafers were included in the encapsulated sample for the Phase I M0S testing,
 
assembly of the chips was performed as indicated below:
 
Vehicle Package Quantity Assembled/Wafer Bonding 
Configuration 
Test Pattern A 8 lead TO-5 5 Configuration A 
(1-1/2' long leads) Figure 1 
Test Pattern A 8 lead TO-5 5 Configuration B 
(1-1/2" long leads) Figure 2 
Test Pattern B 10 lead TO-5 10 Figure 5 
(1/2" long leads) 
Functional Devices 10 lead TO-5 30 Standard Product 
5R1O0 Dual 50 
Bit Shift Register 
(1/2" long leads) Assembly 
Figure 6 
The utilization of 1-1/2" long leads on the test pattern "A" packages
 
was required because these devices will be subjected to 300 0 C drift measurements
 
as part of the accelerated screening to be performed on the encapsulated test
 
vehicles and the only 3000C sockets available require long stemmed packages.

The Test Pattern B devices and the 5R100 devices will not be subjected to
 
3000 C electrical testing, and therefore the normal 1/2" long lead packages
 
could be used.
 
2.3 SEM EVALUATION
 
The MOS wafer from lot 12-9-47 that was supplied for SEM evaluation was
 
split into two pieces. Scanning electron microscope evaluations were per­
formed by both NASA/ERC under the direction of Mr. T. M. Liimatainen and by
 
JPL, under the direction of Dr. J. Sung. Figures 3 and 4 are reproductions
 
of SEM photomicrographs made by JPL at a magnification of 5700X, and an angle
 
of 650 to the chip surface, prior to and after removal of the top layer
 
passivating glass, of the area indicated by the arrow in Figure 1.
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Figure 3 illustrates the typical billowing of the deposited dielectric at the
 
edges of oxide steps and small mounds and depressions in the deposited

dielectric. The mounds and depressions are of little significance because
 
the deposited dielectric provides mechanical protection of the
 
metallization and thermal oxide surfaces of the device. Figure 4 shows the
 
same area as Figure 3 after removal of the deposited dielectric, presumably
 
by buffered HF. It should be noted that the deposited dielectric etch also
 
removed a thin layer of the thermal oxide, estimated to be approximately
 
2000 R thick from the thickness of the metal stripe, and may have also resulted 
in the removal of a lesser thickness of the aluminum metallization. The 
removal of the thermal oxide is exhibited by the thin layer of glass visible 
between the bottom of the metal stripes and the planar surface of the thermal 
oxide. The photomicrograph shows, however, more than adequate metal coverage 
at the oxide step, considering the low current carrying requirements of this
 
MOS device, and a good taper of the oxide step, which minimizes shadowing
 
during aluminum evaporation and results in reliable metallization coverage at steps.
 
Figures 7 and 8 are SEM photomicrographs taken by JPL of the area
 
indicated by arrow 2 in Figure 5. Figure 7 is the pre-deposited oxide
 
removal view and Figure 8 is the post-deposited oxide removal view. The
 
magnification of both views is IlOOX, and both views were made at an angle
 
of 650 to the chip surface. These views illustrate the only difficulty we
 
have experienced with the test patterns. The designed metal to metal separa­
tion between the contact metallization for the silicon bottom capacitor plate
 
and the aluminum top capacitor plate was established to meet the minimum
 
design rules for normal metallization widths. However, the metal width at
 
this region isapproximately 8 times the normal metal widths, and because of
 
light scattering during the photo resist process, the delineation of the metal
 
is inadequate near the center of the region; there is, however, adequate
 
separation at the edges of the metal, thereby illustrating that ifthe metal
 
were of the norma] width used in functional devices, no difficulties would
 
be experienced, because etching in from both sides would insure adequate
 
separation. During our electrical evaluation of the MOS capacitors on this
 
test element, we observed approximately 20% of the capacitors measured were
 
shorted because of this effect.
 
Figures 9, 10, 11, and 12 are SEM views of the area indicated by arrow 3
 
on Figure 1. Figures 9 and 10 were taken by NASA/ERC at an angle of 900 to the
 
chip surface, and at magnifications of 5000X and 7000X, respectively. Figure
 
9 is prior to deposited oxide removal and Figure 10 is after oxide removal.
 
Figures 1i and 12 are pre- and post-deposited oxide removal photos, taken by
 
JPL at a magnification of 5500X, at an angle of 650 to the chip surface. The
 
dark and light circular areas visible over the metal pattern in Figure 9 are
 
the result of mounds and depressions inthe deposited oxide surface, not
 
metallization defects, as can be observed in Figure 10. Figure 11 also shows
 
a relief view of the mounds and depressions in the top glass that are visible
 
in the normal view of Figure 9. Figure 12 shows the tapered edge of the oxide
 
step and the good coverage of the metal across the step. There is also, as
 
was previously discussed, evidence of some thermal oxide removal in this
 
photomicrograph.
 
Figures 13 and 14 are 2300X SEM views, taken by JPL, at an angle of 650
 
to the chip, of the area indicated by the arrow in Figure 6. Figure 13 is
 
pre-deposited oxide removal and Figure 14 is post-oxide removal. The area
 
shown is the gate metal of an MOS transistor and the photographs illustrate
 
the good metal coverage and the tapered edge of the oxide step.
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2.4 PRE-SEAL VISUAL INSPECTION OF PHASE I MOS VEHICLES
 
All of the assembled Phase I MOS test vehicles have been subjected to
 
pre-sea] visual inspection and have been returned to our production area for
 
encapsulation. Every abnormality observed has been recorded on an individual
 
printed copy of a photomicrograph of the test element, together with the
 
identification the device will retain through all subsequent testing and
 
evaluation. The record of the visual abnormalities will be utilized to
 
correlate any failure incurred with the microscopic observations. Figure 15
 
is a typical example of the method utilized to record the microscopic pre­
seal visual observations.
 
2.5 BILAYER-BIPOLAR TEST PATTERNS
 
At the initiation of the work on this contract, meetings and discussions
 
were held between personnel from the Reliability Engineering, Research and
 
Engineering, Circuit Development and Production Departments to obtain recom­
mendations concerning the individual test structures that should be incorporated
 
into a bipolar-bilayer test pattern. Based on the recommendations obtaineq
 
during these meetings and information obtained from published literature, (9, 2)
 
test patterns were designed which incorporate the structures that promise to
 
yield the most significant long term reliability information. Because of the
 
number of individual structures required, itwas necessary to utilize two
 
separate test patterns to limit the chip to a size that would be satisfactory
 
for a universal test pattern. One of the chip designs cdntains structures
 
intended for the evaluation of metallization and oxide integrity, and the
 
second chip contains structures intended for the evaluation of bulk and surface
 
effects.
 
2.6 BILAYER TEST PATTERN, CHIP NUMBER 1
 
The initially proposed design of the bilayer metallization test pattern,
 
Chip Number 1, isshown in Figure 16. The final metalized product, which
 
contains several minor modifications to the initial design, is shown in
 
Figure 22. These modifications are:
 
a. The addition of a bottom layer metallization stripe with a
 
minimum number of angle points. This stripe can be utilized to
 
evaluate the effect of angle points on the effective sheet resistance
 
of aluminum by comparing the data obtained from this stripe to the
 
data from the bottom layer metal stripe which contains 18 angle points.
 
b. The relocation of the metallization and oxide thickness monitor­
ing structure and the addition of metallization to permit the
 
measurement of the thickness of the thermally grown oxide.
 
c. The modification of the contact resistance stripe to conform
 
to design rules.
 
d. A slight modification in the areas of both the planar and the
 
interdigitated capacitors to make the metal over metal areas equal.
 
1. Barone, F. J. and C. F. Myers - Toward Making LSI Work - Motorola Monitor, 1969. 
2. 	Barone, F. J. and C. F. Myers - Getting Beneath the Surface of Multilayer 
Integrated Circuits - Electronics, July 22, 1968. 
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It should be noted that the bonding pads have been made sufficiently
 
large to permit Kelvin connections at all locations where accurate low resis­
tance measurements are required and that all metallization stripes run both
 
horizontally and vertically to permit the evaluation of the shadowing effect
 
that can occur during metallization.
 
The structures included in the final pattern (see Figure 22), and their
 
purpose are:
 
Pins 1-13 - A bottom layer metal resistor to monitor the sheeto
 
of bottom layer aluminum.
 
Pins 2-13 - A top layer metal resistor crossing over the oxide
 
steps caused by the bottom layer metal to monitor the effect of
 
the oxide steps on top layer metal resistance.
 
Pins 3-4 - Two planar plates consisting of bottom and top layer
 
aluminum separated by deposited oxide to evaluate deposited oxide
 
pinhole densities.
 
Pins 4-7 - Two planar plates consisting of bottom layer aluminum
 
and a "P" diffusion separated by thermally grown borosilicate glass
 
to evaluate pinhole density. The borosilicate dielectric is
 
utilized because it is the thinnest layer in a circuit over which
 
metallization patterns cross.
 
Pins 5-6 - A top layer aluminum planar plate separated from a 
bottom layer aluminum comb by deposited oxide to evaluate oxide
 
integrity at the steps in the oxide caused by the bottom layer
 
metal.
 
Pins 6-7 - The same as 4-7, except the bottom layer aluminum is
 
a comb rather than a planar plate.
 
Pins 8-13 - A series string of vias to evaluate the integrity of
 
the contacts between top and bottom layer metallization.
 
Pins 9-13 - A series string of ohmic contacts between bottom layer
 
aluminum and isolated "p" type diffusions to evaluate the integrity
 
of the ohmic contacts. Contacts to "P" region were selected
 
because this is the most difficult contact cut to make since the
 
borosilicate glass (over the "p" diffusions) etch rate is an
 
order of magnitude slower than phosphosilicate glass that is over
 
the emitter and the collector regions during contact cutting.
 
The phosphosilicate glass over the collector contact area results
 
from the N+ doping of that area during emitter diffusion.
 
Pins 9A-13 - A bottom layer aluminum stripe with a minimum number
 
of angle points to evaluate the effect of current crowding at
 
angles by comparing the resistance value obtained from this stripe
 
with the value obtained from structure 1-13.
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Pins 10-11 - A bottom layer aluminum stripe to evaluate the tendency
 
of the stripe to fail because of electromigration. A contact cut
 
to silicon is provided to represent a realistic situation, because
 
all stripes in a functional circuit contact silicon.
 
Pins 11-12 - A top layer aluminum stripe to evaluate the tendency
 
of the stripe to fail because of electromigration. A via is
 
provided to permit contact with silicon to simulate a realistic
 
circuit configuration.
 
Pins 13-14 - A bottom layer aluminum stripe over which the deposited
 
glass is removed to evaluate the effect the glass etch has on the
 
sheetr of the bottom layer metal. This measurement will be made
 
subsequent to second layer metallization. After second layer
 
metallization, the top layer metal is delineated to be coincident
 
with the bottom layer stripe. The resistance value for the bottom
 
layer stripe will be obtained by an appropriate correction for the
 
additional second layer aluminum thickness.
 
Pin 14 - Double bonding pads to evaluate the integrity of wire
 
bonds through resistance measurements.
 
Pins 15-13 - A top layer metal resistor to monitor the sheett of
 
top layer aluminum. A test pattern to monitor metallization and
 
oxide thicknesses with the utilization of microscopic inspection
 
of optical interference patterns obtained with a monochromatic
 
life source.
 
Oxide and Metallization Thickness Monitor - Located along edge of
 
chip between pads I and 2 - This structure is for the use in the
 
determination of metal and oxide thickness.
 
Photomicrographs of various steps in the fabrication of this test
 
pattern are shown in Figures 17 - 22.
 
2.7 BIPOLAR TEST PATTERN - CHIP NUMBER 2
 
The initially proposed design of the bipolar test pattern isshown in
 
Figure 23, and a photomicrograph of the final product is shown in Figure 29.
 
The chip is intended to evaluate bulk and surface effects. Two minor modifi­
cations were incorporated into the final design. These modifications to the
 
proposed design include:
 
a. Re-orientation of the emitter sheet/ vehicle to minimize shunt
 
resistance.
 
b. The addition of a substrate ground connection for the "p" channel,
 
enhancement mode MOS transistor.
 
The structures included in the final design of this chip and their purposes
 
are:
 
Pins 1-2 - A diffused resistor of the same design width utilized in
 
the functional device to evaluate the effect of variations is the
 
diffusion mask on resistance value.
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Pins 3-4-5 - A NPN transistor of the same geometry as the output

transistors utilized in the functional device for the comparison
 
of the actual electrical characteristics of the device with the
 
design characteristics.
 
Pins 6-i - A diffused resistor for the determination of the sheet-*
 
of the base diffusion.
 
Pins 7-i - A diffused pinch resistor consisting of an emitter
 
diffusion set on top of a base diffusion for the evaluation of
 
base width and rb,.
 
Pins 8-1 - A resistor consisting of the buried layer N+ for the
 
evaluation of the extent of out diffusions of the buried layer

during subsequent processing steps and the evaluation of the
 
final resistivity of the buried layer.
 
Pins 9-10-11 - A "p" channel MOS transistor for the evaluation of
 
the tendency of the device to exhibit inversion during operation.
 
Pins 12-14 - A collector base diode with no buried layer to evaluate
 
the breakdown of the epitaxial material.
 
Pins 13-14 - A collector base diode with a buried layer to monitor
 
the effect of the buried layer on collector base breakdown.
 
Pins 14-15 - A large area collector base diode to monitor effect of
 
area on leakage currents.
 
Pins 16-17-18 - A substrate collector PNP transistor.
 
Pins 19-21 - A pinch resistor consisting of a base diffusion on top
 
of the epitaxial layer (no buried N+).
 
Pins 20-21 - An epitaxial resistor to monitor epitaxial layer sheety. 
Pins 22-I - An n type diffused resistor in a p type base diffusion 
to monitor emitter diffusions sheet 7 .
 
Pins 23-24-25-26 - A multi-emitter npn transistor of the same
 
geometry as the input transistors of the functional device to
 
monitor parasitic actions and to compare the actual electrical
 
characteristics of the device with the design characteristics.
 
Pins 14-16 - These pins can be utilized to determine the isolation
 
breakdown voltage of the device.
 
A. Mask alignment marks to insure adequate alignment of the
 
various diffusion steps. These structures are the rectangular

regions located along the two edges of the chip.
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B. A checkerboard pattern developed one row at a time during
 
each processing step. This pattern will be utilized as an
 
optical monitor of the accuracy of alignment, diffusion cuts,
 
and metal delineations. Variations in the line formed by the
 
checkerboard will indicate misalignments and variations in
 
the size of the individual blocks will indicate inaccurate
 
diffusion of metallization delineation. This structure is
 
located adjacent to pin 5.
 
Photomicrographs of various steps in the fabrication of this test
 
pattern are shown in Figures 24 - 29.
 
2.8 DESCRIPTION OF THE SPOI9A DIGITAL CROSSPOINT QUAD
 
The Digital Crosspoint Quad (DCQ) is a 2 x 2 array of crosspoints arranged
 
to form a switching matrix. Each crosspoint is bi-directional and includes
 
selection and holding logic. A large square or rectangular matrix, such as
 
required in connuncations switching networks, can be formed by the proper
 
arrangement of many DCQ's along the X and Y axis. This particular design is
 
an effective crosspoint element for any switching technique in which the
 
information to be switched is in digital form. Figure 30 shows a logic
 
diagram of the DCQ.
 
A brief and simplified explanation of the actual operation of one digital
 
crosspoint is as follows: For the purpose of this explanation, refer to
 
Figure 31. The hold and select lines (i.e., Xl hold, X1 select, Yl hold,
 
YV select) are simultaneously actuated by the process of dialing a number
 
and thereby selecting a crosspoint. The select lines may now drop, but the
 
crosspoint is still enabled due to the presence of a hold signal. The caller
 
then "speaks into" an X data in line (XI data in)and this information is
 
transferred out to the listener on the Y data out line (Y] data out). The
 
listener then replies to the caller and this reply is transferred in on the
 
Y data in line (Yl data in). The caller hears the reply on the X data out
 
line (XI data out). When the conversation is complete, the "phone is hung up"
 
and the hold signal drops; the crosspoint isno longer enabled and it is free
 
to be reselected by another caller. Itmust be noted that at no time does
 
the crosspoint handle anything but digital information. The transformation
 
of analog information to digital information (and vice-versa) occurs before
 
and after the crosspoint matrix.
 
The DCQ utilizes transistor-transistor logic (TTL) circuits in a low
 
power circuit configuration, which will interface directly with both series
 
54/74 and series 54L/74L. Power dissipation is typically 36 milliwatts per
 
chip. A circuit schematic is shown in Figure 32.
 
The selection and hold mode isaccomplished within a typical value of
 
60 nanosecs. Information can be transferred through the data lines at rates
 
up to 2 megahertz.
 
This circuit isproduced utilizing double layer metallization. The physical
 
configuration of the DCQ is derived from an array consisting of four "basic
 
cells," each cell containing two AOI gates and one NAND gate. This array is
 
designed to be customized by the application of two layers of interconnecting
 
metallization. Photomicrographs of this device during various stages in the
 
fabrication process are shown in Figures 34 - 38.
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2.9 ELECTRICAL TEST OF BILAYER-BIPOLAR TEST PATTERNS
 
All of the electrical tests and the purpose of each test that can be per­
formed on the two bilayer-bipolar test patterns are summarized inTable II. The
 
number and extent to which each one of these tests will be performed will be
 
limited by how effectively the measurements can be automated, and by the signifi­
cance any given measurement will have in the determination of potential reliabil­
ity problems. This will be determined by preliminary evaluations.
 
Historically metallization difficulties have been one of the major
 
problems with bilayer metalized devices, and therefore, we currently intend
 
to make all of the measurements indicated inTable II for Test Pattern 1. It
 
should be noted, however, that the SPO199A and both test patterns utilize a
 
proprietary process for accurately tapering the bottom layer metal and via
 
holes to eliminate abrupt deposited dielectric steps and thereby minimize the
 
possibility of metallization opens at oxide steps resulting from abrupt
 
changes in the topography of the surface under the deposited dielectric or
 
abrupt steps at via holes. The reproducibility of the tapering process is
 
illustrated in Figures 39 and 40. If,during the early measurement of the
 
test structures of Test Pattern Number 1, we do not observe indications of
 
potential metallization reliability problems, the number of measurements made
 
on subsequent test patterns will be reduced.
 
Concerning Test Pattern 2, we intend to make a sufficient number of
 
measurements to characterize each test structure. After the characterization
 
of each structure, the measurements of those structures which do not indicate
 
significant variation between wafers and/or lots, will be discontinued.
 
2.10 STATUS OF BILAYER-BIPOLAR WAFERS
 
Bilayer-Bipolar wafers have been partially fabricated. We are now initiating
 
electrical die sort on the functional devices. The performance of the electrical
 
die sort measurement prior to the electrical wafer screening measurmentc is
 
a deviation from the approach taken during the M0S portion of the program
 
where the wafer screening measurements were made prior to electrical die sort
 
of the 5R100 functional devices. The reason for the deviation in procedure
 
is that the yields on the SP0199A, a fairly complex device, are relatively
 
low and we want to be sure that we obtain a sufficient number of good functional
 
devices from each wafer to justify the amount of time and effort required to
 
make the electrical wafer screening measurement. The yields that we have experi­
enced on the bilayer-bipolar wafers thus far die sorted, indicate that there will
 
probably be a further delay in this portion of the program.
 
2.11 PHASE III MOS VEHICLES:
 
The masking required for the generation of the Phase III MOS Test Vehicles
 
has been initiated. The Phase III function test vehicle will be the P2000, an
 
MOS Dual 50 Bit Shift Register, fabricated according to the regrown lIT process.
 
This process results in thicker oxide over the "p" diffused regions, and thereby
 
improves the product because:
 
a. The 1p3-'n' junctions surrounding the gate metal are covered with
 
the thicker oxide minimizing the possibility of gate metal to silicon
 
shorts at the high electric field points located at the edge of the
 
gate metal.
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b. All metalization busses (i.e., clock lines, VDD lines) cross over
 
the thicker oxide 'minimizing the possibility of parasitic transistor
 
action and the possibility of shorts through the oxide.
 
The P2000 also utilizes improved input protection devices. These were
 
described in Progress Letter No. 6.
 
Regrown lIT versions of the test patterns utilized on the Phase I M0S
 
wafers will also be included on each Phase Ill wafer in the same manner they
 
were on the Phase I wafers.
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SECTION III - FUTURE ACTION
 
3.0 GENERAL
 
The work planned for the next quarter for both the MOS and the bilayer­
bipolar phases of this contract is described in the subsequent paragraphs of
 
this section of this report. It should be noted that the next quarter contains
 
the annual company vacation and that no effort will be expended during this
 
period, the last two weeks of July.
 
3.1 PHASE I1,MOS EFFORTS
 
During the next quarter we intend to complete the 100% in-process
 
screens on the encapsulated Phase I MOS vehicles.
 
The 100% in-process screens consist of:
 
a. Stabilization Bake - 16 hours at 1500C. 
b. Temperature Cycling - 10 cycles from -55oC to +150°C. 
c. Pneupactor Shock Test - I blow YI plane, 25K "G".
 
d. Hermeticity Testing -

I. Helium Fine Leak.
 
2. Freon Bubble Gross Leak.
 
e. Final Electrical Test.
 
Upon completion of the 100% in-process screening tests, the functional
 
devices and the test patterns will be subjected to additional testing to
 
aid in the determination of accelerated screens.
 
Also, per the request of Mr. T. M. Liimatainen, at the contract status
 
review meeting held at Blue Bell on the 10 and 11 of June, we will perform a
 
radiographic inspection of the Phase I MOS devices to ascertain if the pre­
seal visual inspection criteria for eutetic flow is sufficient to insure the
 
integrity of the chip to header bond. The initial radiographic inspection
 
will be on a sampling basis, however, if the sample fails the criteria yet
 
to be established, we will perform a 100% inspection. We will also make some
 
modifications to the MOS pre-sea] visual inspection criteria, and obtain
 
reproductions of photomicrographs of the typical visual defects observed during
 
our pre-sea] visual inspection of the Phase I MOS vehicles. These modifications
 
and photomicrographs were requested by Mr. T. M. Lilmatainen, NASA/ERC and
 
Dr. J. Sung, JPL, during our review of the criteria at the June contract
 
review meeting.
 
We will also initiate the infrared scanning of internal lead wires and
 
chip to header bonds as described in our proposal. The purpose of this effort
 
is to demonstrate the effectiveness of the infrared techniques indetermining
 
the integrity of chip to header bonds and to extend the knowledge obtained by
 
Philco-Ford (during work for the Marshall Space Flight Center under Contract
 
NAS8-21219, The Study of Infrared Evaluation inQualification and Failure
 
Analysis of Semiconductor Devices) concerning the non-destructive determination
 
of inferior wire bonds through the utilization of infrared determined tempera­
ture gradients between the bonded wire and a point on the bonding surface
 
immediately adjacent to the bond. 13
 
3.2 BILAYER-BIPOLAR EFFORTS
 
During the next quarter we intend to obtain all of the bilayer-bipolar
 
wafers necessary to assemble the bipolar-bilayer vehicles required by this
 
contract. We also intend to complete the wafer screening, and the pre-seal
 
visual inspection on these devices, and encapsulate the necessary quantity of
 
test vehicles.
 
3.3 PHASE III MOS DEVICES
 
During the next quarter, we intend to complete the masking of the Phase
 
III MOS test vehicles and initiate the fabrication of the wafers required for
 
this portion of the contract.
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TABLE I
 
ELECTRICAL AND VISUAL MEASUREMENTS ON MOS WAFERS
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TABLE I - ELECTRICAL & VISUAL MEASUREMENTS ON MOS WAFERS
 
Test
 
Structure Description 

MOS Capacitor 

over Field 

Oxide 

MOS Capacitor 

over Gate 

Oxide 

4easurements 

:]at Band Volta e
 
a. Initially. 

b. After 300°C, +36V, 

12 min. drifting, 

c. After 300 C, OV, 

12 min. drifting, 

d. After 300 C, -36V) 

12 min. drifting 

Flat Band Voltage
 
a. initially 

b. After 3000 C, +12V, 

12 min. drifting
 
. 

c. After 300 C) OV, 

12 min. drifting, 

d. After 300 C, -12V, 

12 min. drifting, 

MOS TEST PATTERN A
 
Measurements/Wafer 

4 locations on wafers 1,2,& 3 

of all lots. 

4 locations on wafers l,2,& 3 

of all lots. 

12 locations on wafer 4, 

lots I & 2. 

2 locations on all other wafers.
 
4 locations on wafers 1,2,& 3 

of all lots. 

12 locations on wafer 4 of 

lots I& 2.
 
4 locations on wafers 1,2,& 3 

of all lots. 

12 locations on wafer 4 of 

lots I & 2. 

2 locations on all other wafers.
 
4 locations on wafers 1,2,& 3 

of all lots. 

4 locations on wafers 1,2,& 3 

of all lots. 

4 locations on wafers 1,2,& 3 

of all lots. 

4 locations on wafers 1,2,& 3 

of all lots. 

I__ I 
Comments
 
Data quite tight and
 
consistent within lots &
 
relatively tight & con­
sistent between lots.
 
Distribution normal, range
 
is tight, values show
 
general increase over pre­
drift measurement.
 
Data shows that structures
 
return to their original­
pre-drifting-condition.
 
Distribution of values
 
show considerable spread
 
& general decrease from
 
pre-drift measurement.
 
Distributions of values
 
quite tight.
 
Distributions of values
 
tight.
 
Distributions of values very
 
similar to initial values.
 
Distribution of values show
 
most spread of all measure­
ments made on this structure.
 
Test 
Structure Description 
3 Large area 
p-n junction 
diode 
4 Lateral 
Diffusion 
Vehicle 
5 Gate Con-
trolled 
Diode 
6 Field Oxide 
MOS transistor 
7 Gate Oxide 
MOS Transis-
tor 
Lateral 

Bipolar 

Transistor
 
TABLE I - ELECTRICAL & VISUAL MEASUREMENTS ON MOS WAFERS (Cont'd.4 
MOS TEST PATTERN A (Cont'd.) 
Measurements Measurements/Wafer Comments 
Reverse leakage at 20 V 4 locations on all wafers of Distributions show some 
& reverse breakdown at 
10 IiA 
all lots except 12 locations were 
measured on wafer 4 of lots 1 & 2. 
lot to lot variation. 
Punch through voltage 4 locations on wafers l,2,& 3 Data shows considerable 
for each designed of all lots. shorting of 0.1 mil 
separation, separation structures. 
Surface recombination 4 locations on wafers l,2,& 3 Distribution of values 
velocity, of all lots. normal. 
12 locations on wafer 4 of 
lots I & 2. 
VGST at 10 JAIDS 4 locations on wafers 1,2,& 3 Distribution of values 
of all lots. are tightly grouped & 
VGDT at 10 IAIDS 4 locations on wafers l,2,& 3 indicate symmetry 
of all lots. of device. 
VGST at 10 PA IDS 4 locations on wafers l,2,& 3 Distribution of values are 
of all lots. tightly grouped & distri­
12 locations on wafer 4 of lots l&2. bution is very similar to 
VGDT at 10 pA IDS 4 locations on wafers l,2,& 3 VGDT distribution. 
of all lots. See Comment above. 
VGST at 10 IA after 300°C, 2 locations on wafers 5-10 lot I & Distribution of values are 
-12V drifting. 5-9, lot 2. tightly grouped & similar 
to VGST distribution w/o 
drifting 
VGST at 10 1A after 3000 C. 2 locations on wafers 5-10,lot I & Values show some increase 
+12V drifting. 5-9, lot 2. due to positive drifing. 
hfe at 5VCE & 5 AIC 4 locations on wafers 1,2,& 3 Distribution of values 
of all lots. tightly grouped and normal. 
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TABLE I - ELECTRICAL & VISUAL MEASUREMENTS ON MOS WAFERS (Cont'd.)
 
Test 
Structure Description 
Aluminum 
Stripe 
2 Diffused P 
Type Resistor 
3 Contact 
Resistance 
String 
4 Metal Step 
Down String 
5 Metal & 
Oxide Thick-
ness Monitor 
6,7,8,9 	 MOS Capacitors 

over Various 

Oxide 

Surfaces 

MOS TEST PATTERN B
 
Measurements 	 Measurements/Wafer 

Resistance 	@ lmA 4 locations on all wafers of all lots. 

Line width (visual) 4 locations on wafers 12,& 3 

of all lots. 

2 locations 
on all other wafers.
 
Resistance @ 0OpA 4 locations on all wafers of all lots. 

Line width (visual) 4 locations on wafers 1,2,& 3 

of all lots. 

2 locations on 
all other wafers.
 
Resistance @ lOOpA 4 locations on all wafers of all lots. 

Line width & Contact Cut 4 locations on wafers 1,2,& 3 

alignment (visual) of all lots
 
2 locations 
on all other wafers.
 
Resistance @ I mA 4 locations on all wafers of all lots. 

Metal neck down at 4 locations on wafers I,2,& 3 

oxide steps (visual) of all lots.
 
2 locations on all other wafers.
 
Metal thickness (visual) 1 location on all wafers of all lots. 
Gate oxide thickness(visual)I location on all wafers of all lots. 
Field oxide thickness ( ) location on all wafers of all lots. 
Oxide breakdown voltage 4 locations on all wafers 

Comments
 
Resistance 	values exhibit
 
a normal distribution.
 
Line width 	distributions
 
are tight.
 
Resistance 	values exhibit
 
a normal distribution.
 
Line width 	distributions
 
are tight.
 
Resistance 	values exhibit a
 
normal distribution.
 
No alignment difficulties.
 
Resistance values exhibit a
 
normal distribution
 
No neck down difficulties.
 
Distributions of thickness
 
are tight for all measured
 
values-some measurements
 
could not be made because
 
roughness of metal surface
 
made measurement impossible.
 
Distribution of voltages
 
show considerable spread,
 
except for 	Structure 7. Some
 
capacitor structures are
 
initially shorted because
 
,of bridged metal.
 
Test 
Structure Description 
Metal at 
Bonding Pads 
Interference 

Contrast Scan 

of Entire 

Wafer 

High Power 

Magnification 

Observation 

of Corner of
 
Individual
 
Chip.
 
High Power 

Magnification 

Observation 

In Glass Free
 
Scribe Lines
 
MOS Test 

Transistor 

TABLE I - ELECTRICAL & VISUAL MEASUREMENTS ON MOS WAFERS (Cont'd.)
 
MOS TEST PATTERN B
 
Measurements Measurements/Wafer Comments 
Grain size I location on wafers l,2,& 
of all lots. 
3 Measurement highly subjective 
& time consuming, and there­
fore discontinued. 
Residual photoresist & 
oxide thickness variations 
& crystaline defect 
density. 
Wafers l,2,& 3 of all lots No evidence of residual 
photoresist, variations 
oxide thickness, or 
crystaline defects. 
in 
Oxide pinhole density. I location on all wafers of all lots. Differentiation between 
thermal & passivation oxide 
pinholes impossible. 
Boron Pitting Density I location on all wafers of all lots. Pitting density on several
 
wafers higher than majority
 
of wafers.
 
FUNCTIONAL DEVICE - 5RIO0
 
Contact cut size and 4 locations on wafers 1,2,& 3 No difficulties observed.
 
alignment. of all lots.
 
Alignment of Gate Metal. 2 locations on all other wafers
 
TABLE II
 
- SUMMARY -

INDIVIDUAL BILAYER-BIPOLAR TEST STRUCTURES,
 
APPLIED TEST CONDITIONS, AND FAILURE
 
MECHANISMS THAT EACH STRUCTURE WILL DETECT.
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TABLE II
 
- SUMMARY -

INDIVIDUAL BILAYER-BIPOLAR TEST STRUCTURES,
 
APPLIED TEST CONDITIONS, AND FAILURE
 
MECHANISMS THAT EACH STRUCTURE WILL DETECT
 
TEST PATTERN I (See Figure 22)
 
Detectable Failure Mechanisms
 
High sheet,. resulting from contamina­
tion, high temperature alloying layer
 
thickness, or excessive undercutting
 
of photoresist.
 
High effective sheet,," resulting
 
fromnotches, microcracks, tunnels,
 
or shadowing of the metal at oxide
 
steps.
 
High effective sheet/o resulting
 
from insufficient via cross section
 
or inadequate contact between
 
metal layers.
 
High resistance resulting from poor
 
ohmic contact or metal thinning at
 
oxide steps.
 
Compare data with data from Structure
 
I to determine affect of metalization
 
bends on effective sheet.
 
Rate and location of electromigration
 
of aluminum.
 
Compare data with test Structure I 
to determine extent of metal removal 
during glass etch. 
Structure No. 

1. Pins 1-13 

Bottom layer 

Al stripe, 

2. Pins 2-13 

Top layer A] stripe 

over oxide steps 

caused by bottom 

layer metal.
 
3. Pins 8-13 

Series string of 

vias between top 

and bottom layer 

metalization.
 
4. Pins 9-13 

Series string of 

ohmic contacts 

between "p" diffu­
sions and bottom
 
layer Al.
 
5. Pins 9A - 13 
Bottom layer A] with 
a minimum number of 
bends. 
6. Pins 10-Il 
Bottom layer A] 
electromigration 
stripe. 
Pins 10-12
 
Top layer Al
 
electromigration
 
stripe.
 
7. Pins 13-14 
Bottom layer 
Al stripe, 
Test Condition 

Measure voltage drop 

along stripe at current 

of I mA. Calculate sheet 
, of Aluminum. 
Measure voltage drop along 

structure at current of 

100 pA. 

Measure voltage drop 
along stripe at current 
of I mA. Calculate 
sheeto . 
Conditions to be 

determined, 

Measure voltage drop 
along stripe at current 
of I mA after 2nd layer 
metal evaporation, make 
appropriate correction for
 
conductivity contributed by
 
2nd layer metal. Calculate
 
sheet .21
 
Table II (Cont'd.)
 
Structure No. Test Condition 	 Detectable Failure Mechanisms
 
8. Pins 13-16 Measure voltage drop High sheet,.o resulting from notches,
 
Bottom layer Al along stripe at current microcracks, tunnels, or shadowing
 
stripe over deep of 1 mA. Calculate at oxide steps.
 
thermal oxide cuts. sheeto .
 
9. Pins 15-16 Measure voltage drop High sheettp resulting from
 
Top layer Al along stripe at current contamination, high temperature alloy­
stripe, of 1 mA. Calculate ing, or layer thickness.
 
sheet.
 
10. 	Pins 3-4 Measure oxide breakdown Shorts through deposited dielectric.
 
Planar Al plates voltage,
 
separated by
 
deposited
 
dielectric.
 
I. Pins 5-6 Shorts through deposited dielectric.
 
Top layer planar Comparison of data with that obtained
 
plate separated from Structure of Item 10 will yield
 
from bottom layer Al estimate ofshorts at metalization
 
comb by deposited periphery.
 
dielectric.
 
12. 	Pins 4-7 II "Shorts through borosilicate glass. 
Bottom layer Al (Thinnest glass in device.) 
planar plate 
separated from 
lip" diffusion by
 
thermally grown
 
borosilicate.
 
13. 	Pins 6-7 I Shorts through borosilicate glass.
 
Bottom layer Al Comparison of data with that obtained
 
comb separated from from Structure of Item 12 will yield

"p" diffusion by 
 estimate of shorts at metalization
 
thermally grown periphery.
 
borosilicate.
 
14. Pin 14 Measure resistance High resistance indicative of poor
 
Double bonding (from external package wire bonds at the chip or package.
 
pad for bond terminals) at current
 
attachment. of I mA.
 
15. 	Oxide & Metal- Measure oxide and metali- Inadequate control over oxide &
 
ization Thickness zation thickness with metalization thicknesses.
 
Monitor. Nomarski Polarization
 
Interferometer.
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TABLE 11 (Cont'd.)
 
CHIP NUMBER 2 (See Figure 29)
 
Structure No. Test Condition 	 Detectable Failure Mechanisms
 
1. Pins 1-2 Determine resistance Marginal resistance values caused 
Narrow, diffused at current level of by variations in sheet/o , resistor 
V+
"p" type resistor. 10 [A. Pin 2 = width, localized breakdown and
 
Pin I = Gnd. resulting in marginal circuit
 
performance over its specified
 
temperature range.
 
2. Pins 3, 4, 5 Measure: Marginal circuit performance because
 
NPN Bipolar hE -) Conditions to of 'imroj~er di-ffusion delineation,
 
Transistor VSATJ be determined bulktproperties, or alignment.
 
ICEO)
 
Pin 1 must be at gnd.
 
3. Pins 6-I Measure resistance Utilize data in conjunction with data 
Wide, diffused at current level of 10 pA. from test Structure I to determine 
"p" type resistor. Determine sheetA . reasons for resistance variations. 
4. Pins 7-1 Measure resistance at Utilize data in conjunction with
 
Pinch resistor current level of 10 pA. data from structures 3 and 13 to
 
formed by base determine base widths.
 
and emitter diffusion.
 
5. Pins 8-1 Measure resistance at Determine extent of out diffusion 
Buried n+ current level of I mA. on n+ during subsequent processing. 
resistor. Determine sheetr . 
6. Pins 9, 10, 11 Measure VGST & VGDT Charge density in the oxide, or in-

P channel, enhance- IDS = 10 IjA. stability of the oxide layer if elec­
ment mode MOS trical measurements are made prior and
 
transistor. subsequent to high temp. reverse bias
 
operation.
 
7. Pins 12-14 Measure reverse current Leakage current, a significant cause 
Collector base OR) at VR = 20V - for failure in bipolar circuits. 
diode Measure reverse breakdown Structure will also evaluate break­
(No buried n+). at 10 pA. 	 down of epitaxial material.
 
8. Pins 13-14 Same as Structure 7 Leakage current, a significant
 
Collector Base cause for failure inbipolar circuits,
 
Diode (with Structure will also evaluate effect
 
buried n+). of n+ layer on collector base
 
breakdown.
 
9. Pins 14-15 Same as Structure 7 Leakage current, a significant cause
 
Large periphery for failure in bipolar circuits. The
 
Collector base large areas involved in this structure
 
diode. make it a more sensitive vehicle for
 
the determination of the extent of
 
leakage current increases.
 
10. 	Pins 16, 17, 18 To be determined This type of structure is used on
 
Substrate some linear microcircuits and can be
 
collector PNP used to evaluate the'electrical char-

Bipolar Transistor. acteristics of such devices.
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TABLE 11 (Contd.)
 
Structure No. Test Condition 	 Detectable Failure Mechanisms
 
11. 	Pins 19-21 Measure resistance Provides information about the base 
Wide pinch re- at 10 pA. Determine substrate spacing, (a factor in 
sistor formed sheeto . collector breakdown.) 
by epitaxial n 
type & p type 
base material. 
12. 	Pins 20-21 Measure resistance Determine effect of epitaxial
 
Wide, n type at 10 pA. material resistivity on transistor
 
epitaxial material VSAT and collector breakdown.
 
resistor.
 
13. 	Pins 22-I Measure resistance at Improper n+ resistor values or high n+ 
n+ type 1 mA. Determine underpass values caused by variations 
resistor sheet/o . in sheet. , diffusion widths, or local­ized breakdown resultirg in marginal cir­
cuit performances.
 
14. 	Pins 23,24,25,26 Measure,, Determine bulk interactions which can 
Multi-emitter NPN hFE - single transistor result in degradation of electrical 
Bipolar Transis- VSAT [ " characteristics of functional 
tor. ICRO devices. 
Emitter 	to Emitter
 
leakage.
 
All of above - Conditions to
 
be determined.
 
15. 	Pins 14-16 Measure isolation Determine if localized imperfections
 
Isolation Diode. breakdown. or improper resistivities can result
 
in premature isolation breakdown.
 
16. 	 A Observe microscopically Aid to the observation of misalignments
 
Mask Alignment Marks which can result in failure.
 
17. 	 B Observe microscopically Aid to the observation of misalignments
 
Optical Monitor for and photolithographic errors that can
 
process step alignments, lead to device failure.
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Pin 4 is 
Substrate
 
Ground
 
FIGURE I - PHOTOM ICROGRAPH OF MOS TEST PATTERN "A", SHOWING 
BONDING CONFIGURATION A AND LOCATION OF SEMPHOTOMICROGRAPHS OF FIGURES 3 AND 4. 
Pin 4 is 
Substrate
 
Ground
 
FIGURE 2 - PHOTOMICROGRAPH OF MOS TEST PATTERN "A", SHOWING 
BONDING CONFIGURATION "B". 
25 
FIGURE 3 - SEM PHOTOMICROGRAPH, PRIOR TO DEPOSITED DIELECTRIC 
REMOVAL, OF AREA INDICATED BY ARROW IN FIGURE I. 
BILLOWING OF DEPOSITED DIELECTRIC IS VISIBLE ON TOP 
OF METAL WHERE METAL STEPS INTO OXIDE CUTS. MOUNDS & 
DEPRESSIONS IN THE DEPOSITED DIELECTRIC ARE ALSO VISIBLE. 
(MAG. = 570OX, ANGLE = 650) 
FIGURE 4 - SEM PHOTOMICROGRAPH, SUBSEQUENT TO DEPOSITED OX IDE 
REMOVAL, OF SAME AREA SHOWN IN FIGURE 3. GOOD 
METALLIZATION COVERAGE AT TAPERED OXIDE STEP IS VISIBLE. 
THIN LAYER VISIBLE UNDER METAL STRIPES INDICATES SOME 
THERMAL OXIDE REMOVAL DURING DEPOSITED OXIDE ETCH. 
(MAG. = 570oX, ANGLE = 650) 
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Pin 5 is 
Substrate 
Ground
 
FIGURE 5 - PHOTOmiCROGRAPH OF MOS TEST PATTERN "B', SHOWING BONDING 
CONFIGURATION AND LOCATION OF SEM PHOTOMICROGRAPHS OF 
FIGURES 7, 8, 9 AND lo.
 
FIGURE 6 - PHOTOMICROGRAPH OF MOS 5RIOO DUAL 50 BIT SHIFT REGISTER, 
SHOWING BONDING CONFIGURATION AND LOCATION OF SEN 
PHOTOMICROGRAPHS OF FIGURES II AND 12. 
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FIGURE 7 L
 
OF AREA INDICATED BY ARROW 2 OF FIGURE 5. PHOTOMICRO-

GRAPH SHOWS BRIDGING OF METALLIZATION PATTERN.
 
(HAG. = IIOOX, ANGLE = 650) 
FIGURE 8 - SEN PHOTOMICROGRAPH, SUBSEQUENT TO DEPOSITED OXIDE 
REMOVAL, OF SAME AREA SHOWN IN FIGURE 7. 
(MAG. 5700X, ANGLE 650) 
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FIGURE 9 - SEN PHOTOMICROGRAPH, PRIOR TO DEPOSITED OXIDE REMOVAL, 
OF AREA INDICATED BY ARROW 3 OF FIGURE 5. DARK AND LIGHT 
CIRCLES INAREA OVER METAL STRIPE ARE THE RESULT OF MOUNDS 
AND DEPRESSIONS IN THE DEPOSITED OXIDE AND DO NOT AFFECT 
RELIABILITY OF DEVICE. 
(NAG. = 500OX, ANGLE = 900) 
FIGURE 10 - SEM PHOTOMICROGRAPH, SUBSEQUENT TO DEPOSITED OXIDE 
REMOVAL, OF SANE AREA SHOWN IN FIGURE 9. NOTE RELATIVELY 
SMOOTH METALLIZATION SURFACE COMPARED TO CIRCULAR AREAS 
VISIBLE IN FIGURE 9. 
(NAG. = 700OX, ANGLE = 90') 
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FIGURE II - SEM PHOTOMICROGRAPH, PRIOR TO DEPOSITED OXIDE REMOVAL, 
OF AREA INDICATED BY ARROW 3 OF FIGURE 5. HOUNDS AND
 
DEPRESSIONS IN THE DEPOSITED OXIDE ARE VISIBLE. 
(MAG. = 550OX, ANGLE = 650) 
FIGURE 12 - SEM PHOTGIICROGRAPH, SUBSEQUENT TO DEPOSITED OXIDE 
REMOVAL, OF SANE AREA SHOWN IN FIGURE 11. PHOTOMICROGRAPH 
SHOWS GOOD METALLIZATION COVERAGE AT EDGE OF TAPERED OXIDE 
STEP.
 
(HAG. = 550OX, ANGLE = 650) 
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FIGURE 13 - SEM PHOTOMICROGRAPH, PRIOR TO DEPOSITED OXIDE REMOVAL,
OF AREA INDICATED BY ARROW 4 IN FIGURE 6. THE AREA 
SHiWN IS AN MOS GATE. 
(.AG. = 2300X, ANGLE = 650) 
FIGURE 14 - SEN PHOTOMICROGRAPH, SUBSEQUENT TO DEPOSITED OXIDE
 
REMOVAL, OF THE SANE AREA SHOWN IN FIGURE 13. "EHE 
PHOTOMICROGRAPH ILLUSTRATES GOOD METAL COVERAGE AT 
THE TAPERED OXIDE STEPS. 
(MAG. 2300X, ANGLE - 650) 
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7025 (TYPE OF STRUCTURE CODE) 
14-9-47 (LOT NUMBER FROM WHICH CHIP WAS OBTAINED) 
WAFER 2 (WAFER FROM WHICH CHIP WAS OBTAINED) 
DEVICE 222 
4 
(DEVICE SERIALIZATION) 
METALLIZATION SCRATCH 
 X(IDE DEFECT
 
FIGURE 15 - ILLUSTRATION OF METHOD BEING UTILIZED TO RECORD OBSERVED 
PRE-SEAL VISUAL DEFECTS.
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FIGURE 17 - PHOTOMICROGRAPH OF BILAYER- BIPOLAR TEST PATTERN I, 
SUBSEQUENT TO ISOLATION DIFFUSION. BURIED N+ DIFFUSIONS,
 
PRIOR TO EPITAXIAL GROWTH, ISVISIBLE IN UPPER RIGHT
 
HAND CORNER OF CHIP.
 
FIGURE 18 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 1, 
SUBSEQUENT TO "P' DIFFUSION. 
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FIGURE 19 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN I, 
SUBSEQUENT TO "N" DIFFUSION. 
FIGURE 20 - PHOTOI41CROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 1,
 
SUBSEQUENT TO THERMAL OX IDE CONTACT CUT.
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FIGURE 21 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN I, 
SUBSEQUENT TO BOTTOM LAYER METALLIZATION. 
FIGURE 22 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN I,
 
SUBSEQUENT TO TOP LAYER METALLIZATION AND TOP GLASS CUT.
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FIGURE 24 - PHOTOIICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2, 
SUBSEQUENT TO ISOLATION DIFFUSION. BURIED N+ DIFFUSIONS,
 
PRIOR TO EPITAXIAL GROWTH, ARE VISIBLE
 
FIGURE 25 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2, 
SUBSEQUENT TO "P" DIFFUSION. 
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FIGURE 26 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2,
 
SUBSEQUENT TO "N" DIFFUSION.
 
FIGURE 27 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2,
 
SUBSEQUENT TO THERMAL (fIDECONTACT CUT.
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FIGURE 28 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2,
 
SUBSEQUENT TO BOTTOM LAYER METALLIZATION. 
FIGURE 29 - PHOTOMICROGRAPH OF BILAYER-BIPOLAR TEST PATTERN 2, 
SUBSEQUENT TO TOP LAYER METALLIZATION AND TOP GLASS CUT. 
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FIGURE 33 - PHOTOMICROGRAPH OF DCQ, SUBSEQUENT TO ISOLATION 
DIFFUSION. BURIED N+ DIFFUSIONS, PRIOR TO
 
EPITAXIAL GROWTH, ARE VISIBLE.
 
FIGURE 34 - PHOTOMICROGRAPH OF DCQ, SUBSEQUENT TO "P" DIFFUSION. 
4
 
FIGURE 35 - PHOTOMICROGRAPH OF DCQj SUBSEQUENT TO "N" DIFFUSION. 
FIGURE 36 - PHOTOICROGRAPH OF DCQ, SUBSEQUENT TO THERMAL OX IDE 
CONTACT CUT. 
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FIGURE 37 - PHOTOMICROGRAPH OF DCQ, SUBSEQUENT TO BOTTOM LAYER 
METALLIZAT ION. 
YI XI/YI XI/Y2 
D/IN HOLD 8EN Vcc HOLD 
HOLD 
XI SE 
YI SE EL 
XI D/O 1 /IN 
X2 SEL OLD 
Y I HOLI OD 
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FIGURE 38 - PHGTOMICROGRAPH OF DCO, SUBSEQUENT TO TOP LAYER 
METALLIZATION AND TOP GLASS CUT. 
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FIGURE 39 - PHOTOMICROGRAPH OF PORTION OF BOTTO4 LAYER METALLIZATION 
ON DCQ CIRCUIT SHOWING CONSISTENCY OF TAPERED METALLIZATION 
PROCESS. 
FIGURE 40 - PHOTOMICROGRAPH OF PORTION OF FIGURE 39 SHOWING ENLARGED 
VIEW OF TAPERED METALLIZATION PROCESS. 
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